

United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO	
10/625,698	07/24/2003	Hideki Agari	R2180.0163/P163	9943	
24998	7590 04/11/2006		EXAM	EXAMINER	
DICKSTEIN SHAPIRO MORIN & OSHINSKY LLP			STERRETT,	STERRETT, JEFFREY L	
2101 L Stree Washington,			ART UNIT	PAPER NUMBER	
,			2838	•	

DATE MAILED: 04/11/2006

Please find below and/or attached an Office communication concerning this application or proceeding.

			<u> </u>
	Application No.	Applicant(s)	
	10/625,698	AGARI ET AL.	
Office Action Summary	Examiner	Art Unit	
	Jeffrey L. Sterrett	2838	_
The MAILING DATE of this communication app Period for Reply	ears on the cover sheet with the o	correspondence address	
A SHORTENED STATUTORY PERIOD FOR REPLY THE MAILING DATE OF THIS COMMUNICATION. - Extensions of time may be available under the provisions of 37 CFR 1.13 after SIX (6) MONTHS from the mailing date of this communication. - If the period for reply specified above is less than thirty (30) days, a reply If NO period for reply is specified above, the maximum statutory period w - Failure to reply within the set or extended period for reply will, by statute, Any reply received by the Office later than three months after the mailing earned patent term adjustment. See 37 CFR 1.704(b).	36(a). In no event, however, may a reply be ting within the statutory minimum of thirty (30) day rill apply and will expire SIX (6) MONTHS from cause the application to become ABANDONE	nely filed s will be considered timely. the mailing date of this communication. (35 U.S.C. § 133).	
Status			
1) Responsive to communication(s) filed on 23 M	arch 2006.		
	action is non-final.		
3) Since this application is in condition for allowar closed in accordance with the practice under E	· · · · · · · · · · · · · · · · · · ·		
Disposition of Claims			
4) Claim(s) 1-17 is/are pending in the application. 4a) Of the above claim(s) is/are withdray 5) Claim(s) is/are allowed. 6) Claim(s) 1-17 is/are rejected. 7) Claim(s) is/are objected to. 8) Claim(s) are subject to restriction and/or	vn from consideration. r election requirement.		
9) The specification is objected to by the Examine			
10) The drawing(s) filed on is/are: a) acce	_		
Applicant may not request that any objection to the Replacement drawing sheet(s) including the correct	•	` '	
11) The oath or declaration is objected to by the Ex	• • • • • • • • • • • • • • • • • • • •	•	J .
Priority under 35 U.S.C. § 119			
12) Acknowledgment is made of a claim for foreign a) All b) Some * c) None of: 1. Certified copies of the priority documents 2. Certified copies of the priority documents 3. Copies of the certified copies of the prior application from the International Bureau * See the attached detailed Office action for a list	s have been received. s have been received in Applicati ity documents have been receive i (PCT Rule 17.2(a)).	ion No ed in this National Stage	
Attachment(s)			
1) Notice of References Cited (PTO-892)	4) Interview Summary		
2)	Paper No(s)/Mail Di 5) Notice of Informal F 6) Other:	ate Patent Application (PTO-152)	

Art Unit: 2838

1. The text of those sections of Title 35, U.S. Code not included in this action can be found in a prior Office action.

2. Claims 1-5, 16, and 17 are rejected under 35 U.S.C. 102(e) as being anticipated by Umeda (US 6,597,158).

Umeda discloses a power supply apparatus (Figure 1 or 6) comprising a first power supply circuit (2) that converts a source voltage (Vin) from a direct current power source (not illustrated) into a first voltage (Vout in figure 3) and providing the first voltage to an output voltage terminal (7) and detecting (via a first voltage divider (R1 and R2) and a first operational amplifier (21) responsive to a first reference voltage generator ("Reference voltage" from a generator not illustrated)) the voltage at the output terminal (7) and providing the first voltage based on the detection when the second power supply is inactive and a second power supply circuit (8 or 11) that converts the source voltage (Vin) from the direct current power source (not illustrated) into a second voltage (Vout in any of figures 2, 4A, 4B, 5A, 5B, or 7) and provides the second voltage to the output terminal (7) and being controlled to be turned on and off (see lines 7-10 of column 4 or line 63 of column 4 through line 2 of column 5 or lines 59-65 of column 7) wherein the first and second voltages are unequal.

3. Claims 6 and 7 are rejected under 35 U.S.C. 103(a) as being unpatentable over Umeda in view of Hirake et al (US 2002/0041178).

Umeda discloses a power supply apparatus as explained above and as recited by claims 6 and 7 except for specifying that certain circuit elements are integrated together. Hirake et al discloses that integrating circuit a select group of elements of a

Application/Control Number: 10/625,698

Art Unit: 2838

power supply apparatus was an old and known expedient in the art at the time of the invention. It would have been obvious to one of ordinary skill in the art at the time of the invention to have integrated a select group of elements of the power supply apparatus of Umeda as disclosed by Hirake et al in order to minimize the size of the power supply apparatus.

4. Claims 8 and 9 are rejected under 35 U.S.C. 103(a) as being unpatentable over Umeda in view of Hirake et al.

Umeda discloses a power supply apparatus as explained above and as recited by claims 8 and 9 except for specifying that the smoothing circuit includes a transistor operated as a flywheel diode. Hirake et al discloses as old and known in the art at the time of the invention a smoothing circuit including a flywheel diode (D1) and additionally official notice is taken that operating a transistor as a diode was an old and known expedient in the art at the time of the invention. It would have been obvious to one of ordinary skill in the art at the time of the invention to have modified the power supply apparatus of Umeda by including a flywheel diode in the smoothing circuit of the switching regulator in order to derive a desired filter characteristic as disclosed by Hirake et al and it would have been further obvious to said skilled artisan to have also utilized a transistor operated as a diode as the flywheel diode since doing so would provide control over the operation of the flywheel action.

5. Claims 10 and 11 are rejected under 35 U.S.C. 103(a) as being unpatentable over Umeda in view of Manabe et al (US 6,236,194) and Pizzi et al (US 5,258,701).

Application/Control Number: 10/625,698

Art Unit: 2838

Umeda discloses a power supply apparatus as explained above and as recited by claims 10 and 11 except for utilizing a switching element between the outputs of the first and second power supply circuits. Manabe et al discloses as old and known in the art at the time of the invention utilizing a switching element (17) between the outputs of a first (5a) and second (5b) power supply circuits and Pizzi discloses that utilizing a forward connected diode (32) on the output of one of the power supply circuits (12 and 14) to prevent reverse current flow was an old and known expedient in the art at the time of the invention as such a switching element. It would have been obvious to one of ordinary skill in the art at the time of the invention to have modified the power supply apparatus of Umeda by including a switching element between the outputs of the first and second power supply circuits in order to select one of the two power supply circuit outputs as disclosed by Manabe et al and it would have been further obvious to said skilled artisan to have also utilized a diode as a simple implementation of the switching element to prevent reverse current flow as taught by Pizzi.

6. Claims 12-15 are rejected under 35 U.S.C. 103(a) as being unpatentable over Umeda in view of Manabe et al and Pizzi as applied to claim 10 above and further in view of Hirake et al.

Umeda, Manabe et al, and Pizzi collectively disclose a power supply apparatus as explained above and as recited by claims 12-15 except for specifying that certain circuit elements are integrated together. Hirake et al discloses that integrating circuit a select group of elements of a power supply apparatus was an old and known expedient in the art at the time of the invention. It would have been obvious to one of ordinary skill

Application/Control Number: 10/625,698

Art Unit: 2838

in the art at the time of the invention to have integrated a select group of elements of the power supply apparatus collectively disclosed by Umeda, Manabe et al, and Pizzi as disclosed by Hirake et al in order to minimize the size of the power supply apparatus.

7. Applicant's arguments filed March 23, 2006 have been fully considered but they are not persuasive.

In regards to the remarks concerning the disclosure of Umeda et al (US 6,597,158), the applicant's point is not clearly understood. Umeda et al clearly discloses a power supply as currently recited by the claims (as noted in detail above in paragraph 2 in regards to independent claim 1 specifically). Applicant's remarks concerning the utilization of "Light load judging signal" S1 is confusing since there is nothing in the current claim language either setting forth a different control scheme or prohibiting the control scheme disclosed by Umeda et al. As a matter of fact, the current claims are completely silent on this issue. Thus as currently set forth the recited invention is properly read upon by the disclosure of Umeda et al.

8. **THIS ACTION IS MADE FINAL.** Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of

the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the mailing date of this final action.

9. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Jeffrey L. Sterrett whose telephone number is (571) 272-2085. The examiner can normally be reached on Monday-Thursday & 8:00am-5:00pm.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Karl D. Easthom can be reached on (571) 272-1989. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Jeffrey L. Sterrett Primary Examiner Art Unit 2838

my L Ste